Multiple Pixel Processing ISP
1, 2 or 4 pixels per clock
4Kp120 and 8Kp30 at FPGA
Original
Denoise
4K Demo Board, Xilinx KV260
HDR, 4K, 30fps
Normal Mode, 4K, 30fps
ON
OFF
DENOISE
HDR